Application Serial No.: 10/650,344

Filed: August 28, 2003

Page 2

This listing of the claims replaces all prior versions in the application.

Listing of Claims:

1. (Currently Amended) A semiconductor device comprising:

an interlayer dielectric layer disposed on a semiconductor substrate;

a buried contact plug extending a distance through the interlayer dielectric to be in electrical communication with a predetermined region of the semiconductor substrate;

an oxidation barrier pattern disposed on a top surface of the buried contact plug; a lower electrode disposed on the oxidation barrier pattern, wherein the lower electrode has a cross-sectional shape that includes spaced apart extending parts defining an inner cavity portion with a closed bottom surface and an upper portion therebetween, wherein a top surface area of the oxidation barrier pattern is substantially equal to a bottom surface area of the lower electrode, wherein the lower electrode includes an external sidewall and the oxidation barrier pattern includes a sidewall, and wherein the lower electrode external sidewall and the oxidation barrier pattern sidewall are aligned in a substantially straight line; and

a dielectric film disposed over the lower electrode sidewalls, wherein the dielectric film conforms to the lower electrode sidewall and the oxidation barrier sidewall in a substantially straight line orientation.

- 2. (Original) The semiconductor device of claim 1, wherein the oxidation barrier pattern comprises conductive metal nitride.
- 3. (Original) The semiconductor device of claim 1, wherein the lower electrode comprises a noble metal and/or a conductive compound containing a noble metal.
 - 4. (Canceled)
- 5. (Currently Amended) The semiconductor device of claim 1, further comprising: an upper electrode disposed over the lower electrode with the dielectric film interposed between the

Application Serial No.: 10/650,344

Filed: August 28, 2003

Page 3

lower electrode and the upper electrode to thereby provide a capacitor, wherein the oxidation barrier pattern is coextensive with a bottom of a respective lower electrode.

- 6.(Original) The semiconductor device of claim 5, wherein the dielectric film is made of a material having a higher dielectric constant than oxide-nitride-oxide (ONO).
- 7.(Original) The semiconductor device of claim 5, wherein the dielectric film comprises a ferroelectric substance.
- 8.(Original) The semiconductor device of claim 5, wherein the upper electrode is made of at least one noble metal and/or a conductive compound containing a noble metal.
- 9.(Original) The semiconductor device of claim 1, in combination with a transistor connected to the oxidation barrier pattern to provide a memory cell.
- 10. (Original) A method for fabricating a semiconductor device, comprising:

 forming an oxidation barrier pattern and a capping layer pattern which are
 sequentially stacked on a semiconductor substrate;

encasing exposed surfaces of the capping layer pattern with a mold insulating layer so that the mold insulating layer extends a distance above the capping layer pattern and between adjacent capping layer patterns, the mold insulating layer material having an etch selectivity with respect to the capping layer pattern material;

planarizing the mold insulating layer until a top portion of the capping layer pattern is exposed;

removing the capping layer pattern to form a lower electrode recess exposing substantially an entire top surface of the corresponding underlying oxidation barrier pattern; and forming a lower electrode about inner surfaces of the lower electrode recess, wherein the capping layer pattern is made of a material having an etch selectivity

with respect to the oxidation barrier pattern material.

Application Serial No.: 10/650,344

Filed: August 28, 2003

Page 4

11.(Original) The method of claim 10, wherein before formation of the oxidation barrier pattern and the capping insulating layer pattern onto the semiconductor substrate, the method comprises:

disposing an interlayer dielectric and an etch-stop layer over the semiconductor substrate so that the interlayer dielectric is closer the semiconductor substrate; and

positioning a buried contact plug so that the contact plug extends through the etchstop layer and the interlayer dielectric film to be in electrical communication with a predetermined region of the semiconductor substrate,

wherein a top surface of the buried contact plug is adapted to contact a predetermined region of a bottom side of the oxidation barrier pattern, and wherein the etch-stop layer is made of an insulating material having an etch selectivity with respect to the mold insulating layer material.

- 12.(Original) The method of claim 10, wherein the oxidation barrier pattern comprises conductive metal nitride.
- 13.(Original) The method of claim 10, wherein the capping layer pattern comprises silicon nitride.
- 14. (Original) The method of claim 10, wherein the mold insulating layer comprises silicon oxide.
- 15. (Original)The method of claim 10, wherein the formation of the lower electrode comprises:

conformably forming a lower electrode layer on an exposed portion of the stacked semiconductor substrate including the inner surfaces of the lower electrode recess;

forming a sacrificial insulating layer on the lower electrode layer to fill the lower electrode recess; and

planarizing the sacrificial insulating layer and the lower electrode layer down to a top portion of the mold insulating layer to form a lower electrode in the lower electrode recess.

Application Serial No.: 10/650,344

Filed: August 28, 2003

the lower electrode.

Page 5

16.(Original) The method of claim 10, wherein the lower electrode comprises at least one noble metal and/or conductive compound containing a noble metal.

17.(Original) The method of claim 16, after formation of the lower electrode, the method further comprises:

etching the molding insulating layer to be removed; and sequentially stacking a dielectric film and an upper electrode on an upper surface of

18.(Original) The method of claim 17, wherein the dielectric film has a higher dielectric constant than oxide-nitride-oxide (ONO).

19.(Original) The method of claim 17, wherein the dielectric film comprises a ferroelectric substance.

20. (Original) The method of claim 17, wherein the upper electrode comprises a noble metal and/or a conductive compound containing a noble metal.

Claims 21-32 (Canceled)

33. (Previously Presented) A method for fabricating a semiconductor device with a plurality of MIM capacitors in unit cells of an integrated circuit memory device, comprising:

forming an oxidation barrier pattern on a semiconductor substrate; and
forming a lower electrode disposed on the oxidation barrier pattern so that a top
surface area of the oxidation barrier pattern is substantially equal to a bottom surface area of the
lower electrode,

wherein the lower electrode forming step comprises:

forming a layer on the oxidation barrier pattern, the layer having a recess with a bottom that is sized to be substantially coextensive with a top surface of the oxidation barrier pattern; and

Application Serial No.: 10/650,344

Filed: August 28, 2003

Page 6

applying a conductive layer in the recess to thereby form the lower electrode.

34. (Previously Presented) A method for fabricating a semiconductor device with a plurality of MIM capacitors in unit cells of an integrated circuit memory device, comprising:

forming an oxidation barrier pattern on a semiconductor substrate;

forming a lower electrode disposed on the oxidation barrier pattern so that a top surface area of the oxidation barrier pattern is substantially equal to a bottom surface area of the lower electrode;

forming a interlayer dielectric layer on the semiconductor substrate prior to forming the oxidation barrier pattern;

placing a contact plug in the interlayer dielectric layer so that it extends a distance through the interlayer dielectric to be in electrical communication with a predetermined region of the semiconductor substrate prior to forming the oxidation barrier pattern; and

forming an etch stop layer over the interlayer dielectric layer prior to forming the oxidation barrier pattern.

Claim 35 (Canceled).

36. (Currently Amended) A semiconductor device according to Claim 1, wherein the lower electrode has a generally cylindrical shape with a closed bottom surface, the closed bottom surface disposed on and coextensively with the oxidation barrier pattern, wherein the dielectric film defines a continuous surface between an upper electrode and the lower electrode and conformably resides against the surfaces defining the cavity of the lower electrode, and wherein a portion of the upper electrode fills the cavity of the lower electrode.

37. (Currently Amended) A semi-conductor device according to Claim 1, wherein, in eross-section, the lower electrode the spaced apart extending parts are configured as comprises two substantially parallel spaced apart upwardly extending sidewalls with an open upper portion and a closed bottom surface, the closed bottom surface residing on the exidation barrier pattern.

Application Serial No.: 10/650,344

Filed: August 28, 2003

Page 7

38. (Previously Presented) A method according to Claim 15, wherein the lower electrode is formed into a substantially cylindrical shape with a closed bottom surface that resides on the oxidation barrier pattern.

Claims 39-43 (Canceled)

- 44. (Currently Amended) A method according to Claim 33, herein wherein the forming the lower electrode step comprises forming the lower electrode to have a generally cylindrical shape with a closed bottom surface, the closed bottom surface disposed on the oxidation barrier pattern.
- 45. (Previously Presented) A method according to Claim 33, wherein the forming the lower electrode step comprises forming the lower electrode to have, in cross-section, two substantially parallel spaced apart upwardly extending sidewalls with an open upper portion and a closed bottom surface with the closed bottom surface residing on the oxidation barrier pattern.